3D processor-memory packages potentially offer very high performance due to short interconnects between the two chips. Current Package-on-Package (PoP) technology offers less than 300 interconnects between the processor and memory. To meet future bandwidth requirements of greater than 25.8 GB/s bandwidth at low power, wide IO memory in x512 configuration is expected. This memory requires more than 1,000 interconnects and current PoP technologies do not scale to meet these requirements. To address this problem, a new PoP technology called Bond Via Array (BVA) PoP is presented that offers very fine pitch (0.24 mm and lower) and high height/diameter aspect ratio (8:1 and higher). This is achieved by forming free-standing wire-bonds along the periphery of the processor chip and encapsulating the package leaving miniature posts projecting from the top of the package to be connected to the memory package. More than 1,000 interconnects can be formed within the same footprint as current packages. The BVA PoP process development, assembly and reliability test results are presented. The assembly and all reliability tests including Moisture Sensitivity Level (MSL) testing, on-board temperature cycling, high temperature storage, and drop tests were successfully completed. These results demonstrate that the BVA PoP is ready for high volume manufacturing.
Introduction
Mobile computing has evolved beyond PC computing capabilities and can carry out tasks ranging from office productivity and communication to HD media and gaming.
There are three broad trends in computing over the past few years that have a significant impact on the processormemory architecture and its implementation. They are: 1)
The transition from single core to multi-core CPUs, which dramatically increased the need for multiple memor y channels, the channel bandwidth and the amount of memory that is accessible to each core; 2) Low power computing that emphasizes physically short interconnects along with a wide bus at lower speeds for high bandwidth, and 3)
Cloud computing, which benefits from having both hardware and software optimized and centrally managed for power and usage.
The most critical feature to keep increasing the performance is the processor-memory interconnect. Figure 1 shows that the CPU and memory cycle time gap is increasing, which means that it takes far longer to get data to the processor than the time taken to use it. [1] This problem is typically addressed by optimizing across various memory hierarchies. As shown in Fig. 2 , knowing that storage is not suitable due to its very high latency, processor-DRAM subsystem receives the most attention for improvement.
Another factor is the importance of low power computing, which has led to an explosion in mobile platforms such as phones and tablets. This has direct implication to processor-memory subsystem since approximately 50% of the memory power is used to drive the IO between the Here, a 14 mm × 14 mm package size is chosen because it is the most common size for PoP. An IO area width of 1 mm is assumed to match the IO width of current solder ball stack PoP, which has only 2 rows in this width. for all directions was found to be within ± 15 μm (3σ). The wires were also bonded well, and an average of greater than 0.15 N was obtained from bond pull test. Figure 13 shows the wires as bonded. The bonding speed was about 10 wires per second using industry standard wire-bonders with similar tools and tool wear as for conventional wire- bonding. The only change is wire-bonding software that was developed based on the wire-bonding process development.
Molding and Exposing the Interconnect
The next step is to mold the logic package while exposing the BVA tips with a consistent desired height. Film assisted mold technique as shown in Fig. 14 Figure 15 shows the exposed wire tips. The target value was 0.12 mm and this height was obtained within a tolerance of ± 10 μm.
Cleaning Wire Tips with Robust Surface Finish
Wet etch processes to clean the tips of the wires were presented published earlier. [5] Since the wet etch equipment is not very common in a traditional packaging assembly line, plasma etch was developed since plasma etch equipment is commonly found. The recipes shown in Table 1were Residue removed is present even after the plasma process. Note that the presence of Si is due to the silica particles in the mold material that surrounds the wire bonds.
Connecting Top Package to Exposed Wire Tips
The last step is to stack the memory package on top of the logic package, as shown in Fig. 18 . This process is very similar to conventional PoP assembly where solder paste is printed on the main board, the logic package is placed on the board, the memory package is dipped in solder flux and placed on top of logic package, and the stack is reflowed along with other components on the board.
The solder was lead free with 96.5% Sn, 0.5% Cu and 3% Cu composition. An underfill was dispensed between the packages of the stack for high reliability under dynamic loading. Good joints were obtained across all interconnects over the whole package, as shown in Fig. 19 . The quality of the joints was confirmed through electrical continuity test for the whole package. The tip of the wires has a wedgelike appearance and its orientation depends on the direction of the wire cutting mechanism. These shapes are artifacts of wire cutting process and have no impact on performance or reliability.
Reliability
A full suite of reliability tests were conducted and the results are summarized in Table 2 . In situ monitoring of the daisy-chain resistance was done for all tests and no failures were detected. The drop test was continued to 128 drops and no failures were obser ved. This is to be expected as the underfill was present in the PoP.
Extensive failure analysis was carried out for the samples under test and no failures were detected. The 3D X-Ray images are shown in Fig. 20 .
To study the effect of copper-tin diffusion between the Fig. 21 The wire tip after the assembly process and before the start of the high temperature storage test. 
Conclusions
Mobile computing requirements driven by multi-core, low power and cloud computing trends have placed a high premium for high processor-memory bandwidth through a very large number of interconnects with short physical length. To meet this challenge, a novel interconnect is presented that is based on wire-bonds and can be utilized in different applications such as 3D packaging, embedded packaging, wafer level packaging, etc. This technology offers >1,000 logic to memory interconnects at 0.24 mm or lower pitch in a PoP form to enable high bandwidth and reliability at low cost using conventional PoP processes.
By enabling 1,000 interconnects, up to 512 bit wide memory can be used to obtain very high bandwidths even while operating memory at slow speeds for low power.
The assembly results show that free-standing wirebonds can be formed at fine pitch with very good consistency having 3-directional positional accuracy within ±15 μm. Plasma cleaning process was developed to obtain clean wire-tips after molding. The stacking process was done with very high yields at 0.24 mm pitch. Full suite of reliability tests was done and there were no failures, including minimal intermetallic growth under high temperature storage test. These results demonstrate that the BVA PoP is ready for implementation at a high volume manufacturing facility.
